JOURNALOF

Ceramic Processing Research

Nonvolatile memory characteristics of a multi-stacked MOS capacitor using Ta₂O₅ and TaAlO₄ as the charge trap layer

Hyo June Kim and Doo Jin Choi*

Department of Materials Science and Engineering, Yonsei University, 262 Seongsanno, Seodaemun-gu, Seoul 120-752, South Korea

A flash memory, which uses a floating-gate SiO₂/Si₃N₄/SiO₂ (ONO) structure for the next generation, non-volatile memory applications, has serious problems to overcome in the context of scaling down the device size. In this study, $Al_2O_3/Ta_2O_5/Al_2O_3$ (ATA) and $Al_2O_3/TaAIO_4/Al_2O_3$ (A/TAO/A) multilayer films were fabricated to replace the conventional ONO structure. The structures and thicknesses of the multilayers were analyzed by HRTEM and ellipsometry. All films were found to be comprised of amorphous phases, and interfacial layers (AlSiO₃) were observed in both films. The electrical properties of the A/TAO/A films were better than those of the ATA films. Program/erase cycle tests were performed, and initial memory windows were maintained after 10^4 program/erase cycles with both films.

Key words: Flash, ONO, Charge trap, High-k dielectrics, Ta2O5, Ta1Al1O4.

Introduction

Flash memory devices are indispensable components of modern electronic systems such as personal computers, cellular phones, and global positioning systems [1-3]. Over the past decade, many research and development (R&D) programs have focused on improving the capacity, performance, and power consumption of flash memories. However, current flash memory technologies, which use a floating-gate, are difficult to apply below the 25 nm technology node due to cross-talk problems between wordlines and a wide threshold voltage (V_{th}) [4-5]. To solve these problems, devices fabricated with multi-stacked silicon-oxide-nitride-oxide-silicon (SONOS) films instead of a floating-gate have been proposed [6-9]. The lack of floating-gates in SONOS devices prevents a stress-induced leakage current (SILC) and solves the capacitance coupling problem [10-11].

However, SONOS devices also have serious problems including a high erase power and poor retention properties and are difficult to scale down for conventional use [12-13]. In particular, it is impossible to further scale down the tunnel oxide (bottom oxide). According to the 2008 ITRS [14], the tunnel oxide thickness should be about 3-4 nm. It is difficult to achieve this thickness due to the manifestation of film degradation from the leakage current and SILC. The "thickness degradation problem" is similar to the DRAM gate oxide issue (SiO₂ \rightarrow high-k material) that was discovered in early 2000. SiO₂ (tunnel oxide) films less than 3 nm-thick do not function properly due to charge leakage and retention problems, and SILC becomes more serious during device operation when a thin tunnel oxide is used. This causes improper device operation and shortens the device lifetime. Therefore, a SiO_2 layer less than 3 nm cannot be used and should be replaced by other materials that have a higher dielectric constant. Since the physical thickness of a high-k material has an equivalent oxide thickness (EOT) greater than that of ONO, the use of this type of material could potentially solve the thickness degradation problem and improve charge trapping efficiency [15-16]. Ta₂O₅ and Ta-aluminate materials in particular have much lower values of the conduction band offset than other high-k materials. Therefore, the use of these materials as trap layers can be expected to prevent a loss or leakage of the trapped charges due to the wide difference in the conduction band offsets between layers (tunnel oxide-trap layer, blocking oxide-trap layer).

In this study, the memory characteristics of $Al_2O_3/Ta_2O_5/Al_2O_3$ (ATA) and $Al_2O_3/TaAlO_4/Al_2O_3$ (A/TAO/A) multistacked films were investigated. Al_2O_3 was used to fabricate the tunnel (bottom) and blocking (top) oxides, and Ta_2O_5 and $TaAlO_4$ (TAO) were used as trap layers.

Experimental Procedures

ATA and A/TAO/A multi-stacked films were deposited onto (100) n-type Si wafers (Siltron, Korea) by a MOCVD (metal organic chemical vapor deposition) system. The wafers were cleaned with organic solvents and were then treated with 10% hydrofluoric acid (HF) solution to remove the native oxide. Al-acetylacetonate [Al(CH₃COCH)₃, Strem Chemical. Inc., USA] and tantalum(V) tetraethoxyacetylacetonate [Ta(OC₂H₅)₄(CH₃COCHCOCH₃), Strem Chemical. Inc., USA] were used as precursors for Al and Ta metal, respectively. N₂ gas was used as

^{*}Corresponding author: Tel : +82-2-2123-2852 Fax: +82-2-312-5375

E-mail: drchoidj@yonsei.ac.kr

the carrier gas for the Al and Ta metal.

ATA and A/TAO/A films were fabricated by first depositing 5 nm of Al_2O_3 tunnel oxide (bottom oxide) onto the wafer, followed by 5 nm of either a Ta_2O_5 or $Ta_1Al_1O_4$ trap layer on top of the 5 nm Al_2O_3 tunnel oxide. Then, 15 nm of Al_2O_3 blocking oxide (top oxide) was deposited onto the 5 nm trap layer of Ta_2O_5 or $TaAlO_4$.

Film thicknesses were measured with an ellipsometer (Gartner, L117, $\lambda = 632.8$ nm), and the crystallinity of the deposited films was measured by X-ray diffraction (XRD). In order to investigate the formation of an interfacial layer and to confirm the multi-stacked film structure, we performed high-resolution transmission electron microscopy (HRTEM, JEOL 2100F, JEOL). MOS capacitors (Pt/Al₂O₃/Ta₂O₅, TaAlO₄/Al₂O₃/Si) were fabricated to measure the electrical properties of the multi-stacked films. The Pt electrode of the capacitor was fabricated using magnetron sputtering with a shadow mask. The thickness of the Pt electrode was approximately 1500 Å, and the capacitor area was 9.25×10^{-4} cm². An Agilent B1500A semiconductor device analyzer was used to determine the *C-V* characteristics of the multi-stacked films.

Results and Discussion

Fig. 1 shows the glancing angle XRD patterns of (a) Ta₂O₅ and (b) Ta₁Al₁O₄ layers that were deposited for 20 minutes at deposition temperatures ranging from 200 to 450 °C. According to a report by Maeng, et al. [17], crystalline Ta_2O_5 in thin films has orthorhombic (α and β phases) and hexagonal (δ phase) phases. The α (above 1360 °C) and β (below 1360 °C) phases occur with a reversible transition at 1360 °C. Additionally, unstable or meta-stable phases, which are either a δ phase or a pseudo-hexagonal phase, appear between 300 and 800 °C. In this study, three peaks that appeared to correspond to a pseudo-hexagonal phase were observed above 250 °C. Unlike Ta₂O₅, TaAlO₄ showed a marked resistance to crystallization in that it did not crystallize even after annealing at 450 °C. This observation is consistent with results from previous studies of the crystallization behavior of Al incorporated films (i.e., aluminate) [18]. Since the grain boundaries can affect charge storage and leakage during electrical operations, we chose a deposition temperature of 200 °C, which yielded amorphous phases in both films.

Fig. 2 shows HRTEM images of the (a) $Al_2O_3/Ta_2O_5/Al_2O_3$ and (b) $Al_2O_3/TaAlO_4/Al_2O_3$ multilayer structures. Since semiconductor injection should be induced during program/erase operations, the blocking oxide was deposited in a layer three times thicker than the thickness of the tunnel oxide [19]. These multi-stacked thin films were deposited at 200 °C, and amorphous phases were observed in both films. Hence, we hypothesized that current leakage through the grain boundaries would be prevented during electrical operation and throughout the retention time of the stored charge.



Fig. 1. Glancing angle XRD patterns of the (a) Ta_2O_5 and (b) $TaAlO_4$ films at various deposition temperatures.

An interfacial layer $(Al_xSi_yO_z)$ between the Si substrate and the tunnel oxide was observed. Since the conduction band offsets of Al_2O_3 and SiO_2 are 2.8 and 3.5 eV [3], respectively, the mixture of the two results in a higher conduction band offset for the interfacial layer than for a single, uniform Al_2O_3 layer, but a lower conduction band offset than SiO_2 . The interfacial layer plays a role in both the electrical operation and the retention of stored charge.



Fig. 2. HRTEM images of the (a) $Al_2O_3/Ta_2O_5/Al_2O_3$ and (b) $Al_2O_3/TaAlO_4/Al_2O_3$ films deposited on Si substrates.



Fig. 2 (c). Energy band diagrams with the conduction band edge of the $Al_2O_3/Ta_2O_5/Al_2O_3$ and $Al_2O_3/TaAlO_4/Al_2O_3$ films.

The film density of the interfacial layer was lower than that of the deposited film since it formed as a result of the chemical reaction between Si and Al₂O₃ during the initial deposition. Because of the low film density and the enhanced stoichiometric characteristics of the interfacial layer, the charge carrier can easily penetrate from the tunnel oxide (interfacial layer + Al_2O_3) to the trap layer during program operation [20]. These conditions can yield more superior program characteristics (i.e., lower operation voltage, shorter program time) than a tunnel oxide without an interfacial layer. Furthermore, the retention characteristics of the stored charge may also improve as a result of the increased interfacial layer conduction band offset [3]. The increased interfacial layer conduction band offset results in an increased barrier height in the tunnel oxide, thereby preventing the stored charge from easily escaping from the film [11].

The interfacial layer also has a shortcoming, however. Since the film density of the interfacial layer is lower than that of a homogeneous, single Al₂O₃ tunnel oxide, failures such as SILC can occur as a result of repetitive program/erase cycles. Hence, the overall effect of the interfacial layer is complex.

Fig. 2(c) shows the energy band diagram with the conduction band edge of the $Al_2O_3/Ta_2O_5/Al_2O_3$ and $Al_2O_3/TaAlO_4/Al_2O_3$ films. The conduction band offset of the

charge trap layer should be lower than that of the tunnel and blocking oxides in order to facilitate successful program/ erase operations in the charge trap layer. According to a report by Kang [3], the band offsets of Al_2O_3 and Ta_2O_5 on Si were 2.8 eV (3.9 eV-1.1 eV) and 0.3 eV (1.4 eV-1.1 eV), respectively. Although a conduction band offset for $Ta_1Al_1O_4$ on Si has not been reported, it is expected to have a value between 0.3 eV and 2.8 eV as it is a mixture of Ta_2O_5 and Al_2O_3 . Therefore, we assumed the value of the conduction band offset of $TaAlO_4$ was the average of the values for Ta_2O_5 and Al_2O_3 .

Fig. 3 shows the threshold voltage (V_{th}) shift (full erase (V_{th})-program (V_{th})) of (a) $Al_2O_3/Ta_2O_5/Al_2O_3$ and (b) $Al_2O_3/TaAlO_4/Al_2O_3$ films after a program pulse of 5-13 V over 3-1000 ms. Prior to the program test, a full erase operation was performed at -15 V for 2 s to remove the initial charge carrier in the films. As the program



Fig. 3. Threshold voltage (V_{th}) shifts of the (a) $Al_2O_3/Ta_2O_5/Al_2O_3$ and (b) $Al_2O_3/TaAIO_4/Al_2O_3$ films after a program pulse of 5-13 V for 3-1000 ms.

voltage and time were increased, the threshold voltage increased. This indicates that the charge moved from the Si substrate to the trap layer through the tunnel oxide. The charge trapping efficiency of the A/TAO/A films was greater than that of the ATA films. Other researchers [21-22] have reported that Ta_2O_5 does not have a specific defect energy level for charge trapping, and that oxygen vacancies (V_o) and fixed charge (Q_f) both affect the charge trapping properties of Ta_2O_5 films. The carrier moves by the Poole-Frenkel transport mechanism in sites of oxygen vacancies and fixed charge. As a result, the probability of charge trapping is seriously diminished when Ta_2O_5 is used as the trap layer.

Conversely, Ta₁Al₁O₄ has an additional trap site (Al_{Ta}^O) compared with Ta₂O₅. Although the same defect sites exist in both films [23-24], the defect energy level is higher when Al is incorporated into the films. This indicates that the difference between conduction band offsets [(CB offset of film)-(CB offset of defect), ΔV_{th}] is small. For small conduction band offset differences, charge trapping can occur at a low voltage and for a short time during program operation, and the charge trapping efficiency can increase due to the shallow defect energy level. In this study, the optimized program conditions for the ATA and A/TAO/A films were 11 V for 100 ms and 9 V for 100 ms, respectively.

Fig. 4 shows the fully erased, programmed, and erased *C*-*V* curves of the (a) $Al_2O_3/Ta_2O_5/Al_2O_3$ and (b) $Al_2O_3/Ta_1Al_1O_4/Al_2O_3$ films. The memory windows [program (V_{th})-erase (V_{th})] of the ATA and A/TAO/A films were 1.225 ΔV_{th} and 2.197 ΔV_{th} , respectively. Since a bi-stable status during the operation of flash memory devices is distinguished by a threshold voltage (V_{th}), the memory window of the device should be wide, at least over 1 V. The memory window of the films with Ta_xAl_yO_z as the trap layer was approximately 80% wider than that of films with Ta₂O₅ as the trap layer.

Two rationales can be proposed for the electrical properties that were observed. First, the interfacial layers of the tunnel oxides differ in thickness. Tunneling of the charge carrier during program operation is affected by the electric field across the tunnel oxide. In the HRTEM images depicted in Figs. 2(a) and 2(b), the total tunnel oxide (Al₂O₃ layer + interfacial layer) thickness was almost the same for both films. However, the interfacial layer was thicker in the A/TAO/A films than in the ATA films. The electric field applied at the interfacial layer in the ATA films was much stronger than at the interfacial layer in the A/TAO/A films as a result of the differing layer thickness, which allows easy tunneling from the substrate to the trap layer. However, the Al₂O₃ layer is relatively dense and is thicker in ATA films. Since the main barrier during program operation is affected by the film density, the tunneling efficiency is expected to be better with A/ TAO/A films.

A second explanation is related to the trapping probability in the charge trap layer. In order to trap the charge carrier in the Ta_2O_5 layer, Poole-Frenkel (PF) tunneling must occur.



Fig. 4. Fully erased, then programmed and erased C-V curves of the (a) $Al_2O_3/Ta_2O_5/Al_2O_3$ and (b) $Al_2O_3/TaAlO_4/Al_2O_3$ films.

However, the fact that additional defects such as Al_{Ta}^{O} exist in A/TAO/A films, make the use of A/TAO/A advantageous compared to ATA films. Therefore, the charge trapping properties of A/TAO/A films are expected to be better than those of ATA films.

Fig. 5 shows the threshold voltages (V_{th}) of the Al₂O₃/Ta₂O₅/Al₂O₃ and Al₂O₃/TaAlO₄/Al₂O₃ films as a function of the number of program/erase cycles in an endurance test. Generally, the retention property can explain two aspects of the stored charge, the preservation time and memory window degradation during program/erase (P/E) operation. However, the preservation time of a stored charge is less problematic than the memory window degradation issue. Since the loss of a stored charge is time-dependent and the rate of decrease is small, researchers or manufacturers



Fig. 5. Threshold voltage (V_{th}) changes of the $Pt/Al_2O_3/Ta_2O_5/Al_2O_3/Si$ and $Pt/Al_2O_3/TaAlO_4/Al_2O_3/Si$ capacitors after program/ erase cycle tests.

can sufficiently forecast a device's lifespan.

The number of P/E cycles is a major issue in the ITRS roadmap. According to a previous study [25], a 40% decrease of the initial memory window over 10 years was equivalent to 10^{6-7} P/E cycles, meaning that this decrease occurred after the performance of 10^{6-7} iterations of the program/erase operation. In this study, 10^{6-7} P/E cycles was considered to be equivalent to 10 years of device use. In other words, a device can be used for at least 10 years if it passes the 10^{6-7} program/erase cycle test. Of course, the memory window value after the P/E cycle test will likely decrease to up to 40% of the initial value, however the device can still be used if the final memory window value is relatively wide.

We performed a retention study by taking repeated measurements of program and erase operations; Figure 5 shows the results. Memory windows did not change after up to approximately 10^4 P/E cycles. The memory window values of the Al₂O₃/Ta₂O₅/Al₂O₃ (1.225 ΔV_{th}) and Al₂O₃/TaAlO₄/Al₂O₃ (2.197 ΔV_{th}) films decreased by 0.49 and 0.88 ΔV_{th} , respectively. Based on our tests, the memory characteristics of films with Ta₂O₅ as the trap layer are not suitable for replacement of the ONO (SiO₂-nitride-SiO₂) structure, but the memory characteristics of films using Ta₁Al₁O₄ as the trap layer may be acceptable due to recently improved sense amplifiers. Overall, the results of this study indicate that A/TAO/A films possess better properties than ATA films and are feasible for use in flash memory devices as a replacement for ONO structures.

Conclusions

SONOS is the most widely studied structure for use as

a CTD (Charge Trap Device). However, in the context of the scaled down size of modern devices, SONOS devices have problems such as high erase power and poor retention properties. In this paper, we studied the memory characteristics of multilayer films with Ta₂O₅ and TaAlO₄ as the trap layer in order to address these problems and to identify replacements for the conventional ONO structure. The memory windows of the ATA and A/TAO/A films were 1.225 and 2.197 ΔV_{th} , respectively, and the optimized electrical conditions of the A/TAO/A films were found to be superior to those of the ATA films. Interfacial layers (AlSiO₃) were observed in both the ATA and A/TAO/A films, and their thicknesses were determined to be 12.5 Å (ATA) and 21.8 Å (A/TAO/A), respectively. Initial memory windows were sustained after 10⁴ program/erase cycles, which suggests that both films can be used in next generation, non-volatile memory devices without causing reliability problems. However, based on superior electrical properties (i.e., memory window, program/erase conditions and program/erase maintenance), the A/TAO/A films are more suitable as replacements for conventional ONO structures than ATA films.

Both proposed device structures have two strong advantages over the conventional ONO (SiO₂/Si₃N₄/SiO₂) structure. First, the results of the P/E cycle test [memory window; V_{th} (program)- V_{th} (erase)] for both of the proposed films were superior to those for the conventional ONO structure. Generally, the conventional ONO has a memory window of about 1 eV. However, our ATA and A/TAO/A structures had memory windows of about 1.22 eV and 2.19 eV, respectively. In particular, the memory window of the A/TAO/A structure was far superior to that of the ONO structure.

Second, the ONO structure has many limitations. According to Moore's law or the ITRS road map, semiconductor devices should be scaled-down for better performance. However, tunnel oxide thickness in the conventional ONO structure cannot be reduced to less than 3 nm due to problems of charge leakage, low retention, etc. Therefore, a material other than SiO₂ must be used for the tunnel oxide in scaled down semiconductor devices. One solution to this problem is the use of high dielectric constant materials that have a dielectric constant higher than SiO₂. The use of high-k materials that have the same EOT (equivalent oxide thickness) as SiO₂ but a greater physical thickness solves the SiO₂ thickness problem, thereby allowing the continuous scale-down of semiconductor devices to proceed.

Acknowledgements

This work was supported by the Second Stage of the Brain Korea 21 Project in 2011.

References

1. J.G. Yun, J.D. Lee and B.G. Park, IETE Technical Review

(Institution of Electronics and Telecommunication Engineers, India) 26 (2009) 247-257.

- T.K. Kim, S. Chang and J.H. Choi, Solid-State Electron. 53 (2009) 792-797.
- 3. C.Y. Kang, Curr. Appl. Phys. 10 (2010) e27-e31.
- K. Kim, J.H. Choi, J. Choi and H.S. Jeong, Tech. Dig. VLSI-TSA (2005) 88-94.
- S.J. Wrazien, Y. Zhao, J.D. Kraver and M.H. White, Solid-State Electron. 47[5] (2003) 885-891.
- M.H. White, Y. Yang, P. Ansha and M.L. French, IEEE Trans. Compon., Packag. Manuf. Technol., Part A 20 (1997) 190-195.
- M. French, H. Sathianathan and M. White, IEEE Nonvolatile Memory Technology Review(IEEE, New York) (1993) 70-73.
- M.H. White, D.A. Adams and J. Bu, IEEE Circuits Devices Mag. 16 (2000) 22-32.
- S. Mori, Y.Y. Araki, M. Sato, H. Meguro, H. Tsunoda, E. Kamiya, K. Yoshikawa, N. Arai and E. Sakagami, IEEE Trans. Electron Devices 43 (1996) 47-53.
- 10. X. Wang, J. Liu, W. Bai and D.L. Kwang, IEEE Trans. Electron. Devices 51[4] (2007) 597-602.
- C.T. Swift, GL. Chindalore, K. Harber, T.S. Harp, A. Hoefler and C.M. Hong, P.A. Ingersoll, C.B. Li, E.J. Prinz, J.A. Yater, IEDM Tech. Dig. (2002) 927-930.
- K.N. Kim and S.Y. Lee, Microelectron. Eng. 84 (2007) 1976-1981.
- 13. G.W. Burr, B.N. Kurdi, J.C. Scott, C.H. Lam, K. Gopalakrishnan and R.S. Shenoy, IBM J. Res. Dev. 52

(2008) 449-464.

- 14. International SEMATECH, The International Technology Roadmap for Semiconductors, 2008 Edition.
- S. Jeon, J.H. Han, J.H. Lee, S. Choi, H. Hwang and C. Kim C, IEEE Trans. Electron Devices 52[12] (2005) 2654-2659.
- Y.Q. Wang, P.K. Singh, W.J. Woo, Y.C. Yeo, G. Samudra, A. Chin, W.S. Hwang, J.H. Chen, S.J. Wang, D.-L. Kwong, IEDM Tech. Dig. (2005) 162-165.
- S. Maeng, L. Axe, T. Tyson and A. Jiang, J. Electrochem. Soc. 152[2] (2005) B60-B64.
- Q. Shao, A. Li, J. Cheng, H. Ling, D. Wu, Z. Liu, Y. Bao, M. Wang, N. Ming, C. Wang, H. Zhou and B. Nguyen, Appl. Surf. Sci. 250 (2005) 14-20.
- J.T. Milek, Handbook of electronic material vol. 3(part 1) (1971) 90.
- N. Awaji, S. Ohkubo, T. Nakanishi, K. Takasaki and S. Komiya, Appl. Surf. Sci. 117/118 (1997) 221-224.
- E. Atanassova, A. Paskaleva and N. Novkovski, Microelectron. Reliab. 48 (2008) 514-525.
- 22. R.S. Johnson, G. Lucovsky and J.G. Hong, Appl. Surf. Sci. 190 (2002) 43-47.
- B. Sen, H. Wong, J. Molina, H. Iwai, J.A. Ng, K. KaKushima and C.K. Sarkar, Solid-State Electron. 51 (2007) 475-480.
- K. Xiong, J. Robertson and S.J. Clark, Appl. Phys. Lett. 89 (2006) 022907.
- H. Ham, J. Heo, S. Kim and I. Chung, Mat. Sci. Eng. B-Solid 124/125 (2005) 513-516.